Logic synthesis and verification algorithms | lit.salon