Quick-turnaround ASIC design in VHDL | lit.salon