Logic Synthesis and Verification | lit.salon