Scalable Hardware Verification with Symbolic Simulation | lit.salon