Logic synthesis and verification | lit.salon