Behavioral Synthesis and Component Reuse with VHDL | lit.salon