Towards the formal verification of the requirements and design of a processor interface unit | lit.salon