Interpreter composition issues in the formal verification of a processor-memory module | lit.salon